As part of power delivery network verification, one should check if the voltage fluctuations exceed some critical threshold. In this work, we consider the power and ground grids together and describe an early verification approach under the framework of current constraints where tight lower and upper bounds on worstcase voltage fluctuations are computed via linear programs. Experimental results indicate that the proposed technique results in errors in the range of a few mV .
INTRODUCTION
The feature size of modern integrated circuits (ICs) has been dramatically reduced in order to improve speed, power and cost. The scaling of CMOS is expected to continue for at least another decade and future nanometer circuits will contain billions of transistors [1] . As CMOS technology is scaled, the power supply voltage will continue to decrease [1] . With reduced supply voltages and more functions integrated into ICs, the impact of voltage fluctuation is increasing and voltage integrity is becoming a big concern for chip designers.
There are many sources of on-chip voltage fluctuations, such as IR-drop, Ldi/dt drop, and the resonance between the on-chip grid and the package. Most available grid verification techniques use some form of circuit simulation to simulate the grid. Such an approach requires full knowledge of the current waveforms drawn by underlying transistor circuitry. These waveforms would then be used to simulate the grid and to find the voltage fluctuation at each node. However, since the number of possible circuit behaviours is very large, one needs to simulate the grid for a large number of vector sequences at each node, which is prohibitively expensive. Another disadvantage of the simulation based approach is that it does not allow the designer to perform early grid verification, when grid modifications can be most easily done. To overcome these problems, we will adopt the notion of current constraints [2] to capture the uncertainty about the circuit details and behaviours. Under these constraints, grid verification becomes a problem of computing the worst-case voltage fluctuations subject to current constraints.
In the literature, the ground grid has always been assumed to be symmetric to the power grid. In [3] , the authors claim that the power and ground grids have the same electrical requirements and therefore the structures of these grids are often symmetric, particularly at the initial and intermediate phases of the design. They show that this symmetry can be exploited in a way to reduce the complexity of the power delivery network by an introduction of a virtual ground. The resulting circuit model contains two independent symmetric grids, and therefore the analysis of only one circuit is necessary. However, the assumption that the power and ground grids are symmetric is not reliable, since even in initial stages of the design, some regions of the power delivery network are removed to make way for signal routing. This introduces non-symmetry in the grid, which might lead to erroneous results if symmetry is assumed. We note in particular that the presence of non-symmetry can cause the voltage on a given node * This work was supported in-part by the Semiconductor Research of the grid to fluctuate in both directions, i.e. voltage drop and overshoot, even for an RC grid (for an RC model of the power grid, voltage levels can normally only be below v dd , under the assumption that the circuit does not inject current into the power grid). To see why, consider the simple unsymmetrical 5-node grid shown in Figure 1 . Figure 2 shows the current waveform assigned to the current source in the circuit and the node voltage at node A as a result of an HSPICE simulation. The simulation shows an overshoot where the node voltage at node A goes above v dd . Therefore, there is a necessity to verify the power and ground grids together (i.e. a P/G grid verification), which is the focus of this paper. The remainder of the paper is organized as follows. In section 2, we present the P/G grid model and formulate the problem under the notion of current constraints. Section 3 proposes an efficient solution for the lower and upper bounds on the worst-case voltage fluctuations of the P/G grid. Implementation details are given in section 4 followed by experimental results in section 5. Finally, we conclude the paper in section 6.
Figure 3: Macroblock model
One common simplification in the literature is to model the current drawn by the underlying transistor circuitry in a logic block as a single current source. We usually know the current drawn by a logic block, but that logic block is usually attached to multiple nodes in the grid. Therefore, modeling the current drawn by a logic block as a single current source is not valid, and yields pessimistic voltage fluctuations. In order to capture this notion, we introduce the model of a macroblock, which groups multiple current sources into a single block as shown in Figure 3 .
The macroblock model in Figure 3 captures the true behaviour of a logic block, in the sense that it draws current from multiple nodes. Note that we do not require having the same number of current sources for power and ground grid nodes. However, for each macroblock, we have to ensure that the current leaving power grid nodes must equal the current entering ground grid nodes. This will be an important equality constraint that defines the feasibility space of currents.
A simple P/G grid is shown in Figure 4 . Notice that the macroblock has multiple connections to the grid, and that some nodes have multiple capacitors attached.
The System Equations
Let the P/G grid consist of n + α nodes where nodes 1, 2, . . . , n have no voltage sources attached, and nodes (n + 1), . . . , (n + α) are connected to voltage sources. Following the approach in [4] , the MNA equation that describes the network can be written as:
whereG andG 0 are n × n conductance matrices andC is an n × n capacitance matrix.ũ(t) is an n × 1 vector of node voltages except the nodes that are connected to voltage sources.ĩ(t) is n × 1 vector of current sources and v dd(n) is an n × 1 vector whose each entry is equal to the value of the supply voltage. The node voltagesũ(t) are with respect to some reference (datum) node that is part of the ground grid. Let h be the number of nodes in the power grid, and l be the number of nodes in the ground grid, so that h + l = n. We can rewrite (1) by partitioning the vector of node voltages with respect to power and ground grid nodes, and reordering the rows and columns ofG,C,G 0 and the entries ofĩ(t) accordingly as follows:
(2) Since no resistor exists between power and ground grid nodes,G can be partitioned into two submatrices Gp (h × h matrix) and Gg (l × l matrix). ip(t) (h × 1 vector) and ig(t) (l × 1 vector) are non-negative vectors defining the current sources attached to power and ground grid nodes, respectively. Since capacitors exist only between power and ground grid nodes, Cp (h × h matrix) and Cg (l × l matrix) are non-negative diagonal matrices, and N is an h × l non-positive matrix.
If we set all current sources to 0, ∀t, then up(t) = v dd(h) and ug(t) = 0, ∀t, where v dd(h) is an h × 1 vector whose each entry is equal to the value of the supply voltage. For this case, the system of equations becomes: Figure 4 : The P/G grid model (3) into (2) and rearranging the terms, we obtain:
to be the vector of voltage drops at power grid nodes, we can write (4) as two separate equations:
In matrix notation, (5) and (6) can be combined to yield:
In this notation, vp(t) is positive when power grid nodes experience undershoots and ug(t) is positive when ground grid nodes experience overshoots as shown in Figure 5 . Now define:
Notice that the circuit described by (8) is the original P/G grid, but with all the voltage sources set to zero and the directions of current sources attached to the power grid nodes reversed. Furthermore, this equation is useful, because now the current vector i(t) is a non-negative vector and the matrixĈ consists of only non-negative elements. Now assume that only m of n nodes of the P/G grid have current sources attached. Then we can reorder the rows and columns of the matrices and the entries of the vectors in (8) to yield:
where G and C are matrices of size n×n, that are simply reordered replicas ofĜ andĈ. i(t) is the vector of size m representing the current loads, and 0 (n−m) is the zero-vector of size n−m. Finally, 
Figure 5: Voltages on the P/G grid using the backward Euler formula, (9) can be discretized in time as:
where
Current Constraints
We adopt the notion of current constraints in order to perform verification of the P/G grid. This approach [2] does not require complete information about the currents drawn by the underlying circuitry, and may be called a vectorless approach. The currents are typically hard to specify for at least two reasons. First, the number of combinations of possible current waveforms is very large, and simulation of a large set of waveforms is very time-consuming. Second, the simulation approach does not allow the designer to verify the grid early in the chip design. For the simulation, the details of the underlying circuitry must be already known, but it might not be available or complete early in the design, when most of the major changes in grid characteristics can be most easily incorporated. We use three types of constraints: local constraints, global constraints and equality constraints. Local constraints define upper bounds on individual current sources. They can be expressed mathematically as:
where i L is a vector of size m and stands for the peak value of currents that the current sources can draw. In this paper, we restrict our work to the case of DC constraints, i.e. the upper bound is fixed over time. However, note that it is only the constraints that are DC, the currents themselves are transient. An alternative is to use transient current constraints, which are more difficult to use in practice, both from the user's standpoint (supplying transient constraints) and the verification tools that would deal with them. Local constraints do not completely capture the behaviour of the grid, because it is never the case that all chip components draw their currents simultaneously. Therefore, we need global constraints, which are upper bounds on the sums of groups of current sources. They might represent the maximum current that the group of current sources in each macroblock can draw or the peak total power dissipation of a group of macroblocks. If we assume that we have μ global constraints, then they can be expressed as:
where U is a μ × n matrix that consists only of 0s and 1s. If a 1 is present in a row of U , it indicates that the corresponding current source is included in that global constraint. Similar to the case of local constraints, i G is a constant time-independent DC constraint, but the currents themselves are transient waveforms.
As previously mentioned, we need to ensure that the currents leaving the power grid are equal to currents entering the ground grid, which we will call an equality constraint. If we assume that we have γ macroblocks, then the equality constraints can be expressed as:
where M is a γ × n matrix that only consists of 1s, -1s and 0s. For each macroblock, 1s correspond to current sources that are attached to the power grid, and -1s correspond to current sources that are attached to the ground grid.
To simplify the notation, we will use F to denote the feasible space of currents, so that i(t) ∈ F if and only if it satisfies (11), (12) and (13) at all time.
Problem Definition
Our problem is to find, for every node, the worst-case node voltage fluctuation over all possible currents in F. To simplify the notation, let E = A −1 and D = A −1 B, so that we can write (10) as:
We first write the matrix E as follows:
where e i is the ith column of E. Now define:
where H is n × m matrix formed by the first m columns of E.
Since we know that the last n − m elements inī(t) are 0, we can write (14) as:
Now consider the case in which the grid had no stimulus for t ≤ 0, which leads to v 0 = v(0) = 0. Then, writing at time ∆t, 2∆t and 3∆t, we obtain:
Repeating this procedure for any future time p∆t, we have:
At every point in time t ∈ [0, p∆t], the input vector i(t) must be feasible, i.e. we must have i(t) ∈ F. Under these conditions, we are interested in the worst-case voltage fluctuations attained (separately) by each component of v(p∆t). In order to capture this notion, we use the following notation, introduced in [5] . Suppose f (c) : R n → R n is a vector function whose components are denoted f 1 (c), . . . , fn(c), and let A ⊂ R n . Now, define a vector x ∈ R n , such that, with i ∈ {1, 2, . . . , n}, x i is the maximum of f i (c) over all c ∈ A. We will denote this by the following operator:
Notice that each component x i , ∀i = 1, . . . , n may be found separately by solving the following maximization problem:
Similarly, define a vector y ∈ R n , such that y i is the minimum of f i (c) over all c ∈ A. We will denote this by the following operator:
and each component y i , ∀i = 1, . . . , n may be found separately by solving the following minimization problem:
Using the emax(·) and emin(·) operators, we can express the worst-case voltage fluctuation at all nodes at time p∆t by:
where the notation ∀i(t) ∈ F means that, for every time point t ∈ [0, p∆t], the current vector i(t) satisfies all the (local, global and equality) constraints. v + (t) is a non-negative vector defining the worst-case voltage drops on power grid nodes and the worstcase voltage overshoots on ground grid nodes, and similarly, v − (t) is a non-negative vector defining the worst-case voltage overshoots on power grid nodes and the worst-case voltage drops on ground grid nodes. We used a minus sign in front of emin(·) operator in (27) to avoid confusion about the notion of the lower and upper bounds in the rest of the paper. Using v + (t) and v − (t), v(t) can be bounded as:
Although the RC model is dynamic, i.e., its currents and voltages vary with time, the constraints are DC and do not depend on time. Hence, F is the same for each time step. With this, the components of (26) and (27) can be decoupled [5] , leading to:
where i is simply an m × 1 vector of variables that satisfies the (local, global and equality) constraints, without reference to any particular point in time. This is an important simplification of the problem, as it has the advantage that the number of constraints for each optimization is fixed and does not span all previous time points. The advantage of using the matrix H instead of E is clear now, since at each time step one needs to compute multiplication of an n × n matrix with an n × m matrix instead of two n × n matrices. Furthermore, the optimization variables do not include the redundant variables.
sume that the claim is not true, i.e. x * j < 0 and y * j > 0.
which is a contradiction. This completes the proof.
Using (29), (30) and claim 1, and taking the difference in two consecutive time steps, we have:
meaning that v + (p∆t) and v − (p∆t) are monotone non-decreasing functions of the time point p, for any integer p ≥ 1.
In practice, we are interested in the steady state solution where the system becomes independent of the initial condition v(t) = 0, ∀t ≤ 0. Since the RC grid model is a dynamical system with a limited memory of its past, the steady state solution can be obtained by evaluating (29) and (30) at points far away from the initial condition, i.e. as p → ∞. Thus, the general solution to the problem is:
PROPOSED SOLUTION
Using (33) and (34) is intractable, because they have to be evaluated for a large number of time steps until convergence is achieved and the emax(·) and emin(·) operators require linear programs proportional to the number of nodes in the grid, which for modern designs is in the order of millions. As an alternative, we propose an efficient solution to compute lower and upper bounds on the worst-case voltage fluctuations of the P/G grid.
Vector of Lower Bounds
We will show that, for specific initial conditions, both v + (t) and v − (t) will be monotone non-decreasing functions of time t. We have found that the DC verification solution of the grid is a good initial condition, which satisfies the monotonicity property.
Non-zero initial conditions
We start by investigating the impact of starting the verification with different (non-zero) initial conditions on the worst-case voltage fluctuations. If we have the initial condition v 0 at time t = 0, then the voltage on the grid at any future time p∆t can be expressed as:
Because the RC grid is a stable linear system and because the backward difference approximation used in (10) is absolutely stable [6] , it follows that for i(t) = 0, ∀t and any bounded initial condition v 0 , equation (35) converges to 0 as t → ∞. For i(t) = 0, ∀t, the voltage on the grid at any time p∆t can be written as:
Writing (36) as p → ∞, we get:
Since (37) is valid for any bounded initial condition, it is clear that D p → 0 as p → ∞. We will use the following theorem [7] It is easy to see that at steady state, i.e. as p → ∞, choosing a different initial condition other than v 0 = 0 does not have any impact on v(∞) , because of the fact that D p converges to zero as p → ∞. Therefore, (21) and (35) become equivalent as p → ∞. Using the notation in the previous section and using the fact that F is the same for each time step, we can express the worst-case voltage fluctuations at time point p∆t with the initial condition v 0 as:
A monotone non-decreasing v + (t)
Under the DC model of the P/G grid, (9) becomes:
Now let L = G −1 and let K to be a n × m matrix, which is obtained as the first m columns of L, such that:
where l i defines ith column of L. Using the matrix K, we can write v = Ki. Now assume that we have the DC solution of the system as the initial condition, leading to:
We define the voltage vector v 0 to be feasible, if it satisfies (42) for a current vector i 0 ∈ F.
CLAIM 2. If v 0 is feasible, then v + (p∆t) given in (38) is a monotone non-decreasing function of the time point p, for any integer p ≥ 1.
Proof. The claim is true if we can show that v + (p∆t) ≥ v + ((p − 1)∆t), for any integer p ≥ 1. Substituting v 0 from (42) into (38), we obtain:
Substituting D p K from (58) (see Appendix) into (43), we get:
Taking the difference in two consecutive time steps, we have:
We see in (45) that the emax(·) operator assigns the maximum value to the first term on the right-hand side over all i ∈ F, whereas the second term on the right-hand side has the variables i 0 ∈ F, which may not result in the optimal solution. Therefore, we conclude that if v 0 is feasible, then v + (p∆t) ≥ v + ((p − 1)∆t), for any integer p ≥ 1. This completes the proof.
DC initial condition
Using the notation (X) j to define jth row of a matrix X and incorporating (38), (39) and (42), we can express the worst-case voltage fluctuation for the jth node at time p∆t as:
A good choice of i 0 for a given node would be the current combination that leads to the worst-case voltage fluctuation for that node under the DC model of the P/G grid. The worst-case voltage fluctuation for the jth node under the DC model is given by: v
Denote the optimal value of i of the maximization problem in (48) as i + j (m×1 vector) and that of the minimization problem in (49) as i − j (m×1 vector). Since G is an M-matrix [5] , its inverse consists of only non-negative elements, which means that K is a non-negative matrix. Therefore, the result of the minimization problem in (49) under non-negative current constraints will be 0, 
Algorithm 1 Lower Bound Algorithm

5:
for j = 1, . . . , n do
6:
Compute v + j (p∆t) using (50) and v − j (p∆t) using (51)
7:
end for 8:
10:
Set stop flag = true 11: 
Lower bound
Vector of Upper Bounds
Following an approach similar to [8] , we compute an upper bound on the worst-case voltage fluctuations of the P/G grid. Although the upper bound in [8] was derived for an RLC model of the power grid, it can be shown that it is also valid for the P/G grid model presented in this paper. Due to space considerations, and because it is mostly an adaptation of [8] to the P/G grid case, we will not show the background work associated with the derivation of the upper bound. Instead, we simply describe the computation of the upper bound on the worst-case voltage fluctuations in Algorithm 2, in which we use the notation |X| to denote the matrix of the element-wise absolute values of the entries of a matrix X. Further details can be found in [8] .
IMPLEMENTATION
Inverse Approximation Method
It is obvious from section 3 that the inverse of the system matrix A is needed for the computation of the lower and upper bounds, because D = A −1 B. For the lower bound, we need to invert the conductance matrix G as well as A. We now explain how this can be efficiently done.
Power distribution networks have a mesh structure, where a node has a small number of neighbouring nodes. Such a structure results in a matrix (i.e. A or G), that is sparse, symmetric, positive definite, and banded. In the literature, it is well known 
10:
LU-factorize (I − P ): (I − P ) = L · U
11:
Forward solve: Lw =
Backward solve: U
w that the inverse of a non-singular sparse matrix is dense. Especially, a matrix that results from a mesh structure has the inverse that is almost full. However, it is also well known in the literature that the inverse of a sparse, symmetric positive definite and banded matrix has entries whose values decay exponentially as one moves away from the diagonal [9] . This fact is the main idea of constructing sparse approximate inverse preconditioners to precondition large sparse linear systems when using an iterative method such as conjugate gradient method. Sparse approximate inverse preconditioners try to find a good sparse approximate inverse M, such that MA ≈ I, where I denotes the identity matrix.
There are numerous sparse approximate inverse techniques in the literature. One of them is SPAI [10] , which is based on Frobenius norm minimization. SPAI starts with an arbitrary initial matrix M and iteratively refines its columns by minimizing the Frobenius norm kMA − Ik F . This technique has been applied to power delivery network verification in [5] . Another technique is called AINV [11] , which is based on the conjugate Gram-Schmidt (or A-orthogonalization) process. AINV has the advantage of using the fact that the matrix whose inverse is to be approximated is symmetric positive definite, while SPAI is a general sparse approximate preconditioner for unsymmetric matrices.
In what follows, we will briefly explain the AINV method given in [11] . Assume that A is an n × n symmetric positive definite matrix. It is shown in [11] that the factorization of A −1 can be obtained from a set of conjugate directions z 1 , z 2 , . . . , zn for A. By writing a set of conjugate directions in matrix form, we have:
where Z is the matrix whose ith column is z i . Knowing a set of conjugate directions for A, we can write:
To obtain a factorization of A −1 , we write:
Notice in (54) that the inverse of A can be obtained easily if we know a set of conjugate directions z 1 , z 2 , . . . , zn. In [11] , a set of conjugate directions is constructed by means of a conjugate Gram-Schmidt (or A-orthogonalization) process applied to any set of linearly independent vectors v 1 , v 2 , . . . , vn. The GramSchmidt process is a method for orthogonalizing a set of vectors
Algorithm 3 AINV Inverse Factorization Algorithm
Inputs: A Outputs:
for j = i, . . . , n do 4:
end for
6:
if i = n go to step 11
7:
for j = i + 1, . . . , n do 8:
end for 10: end for 11:
in an inner product space of size n. It takes a finite, linearly independent set of vectors v 1 , v 2 , . . . , vn and generates an orthogonal set u 1 , u 2 , . . . , u n that spans the same inner product space n. For further details on the Gram-Schmidt process, the reader is referred to [12] .
Since the Gram-Schmidt process can be applied to any set of linearly independent vectors, it is convenient to choose v i = e i , where e i is the ith unit vector. From the Cholesky factorization of A, we have:
where L is unit lower triangular, which leads to Z = L −T . Since the inverse of a unit lower triangular matrix is a unit lower triangular matrix, it follows that Z is unit upper triangular.
The factorization algorithm is given in Algorithm 3, in which the ith row of A is denoted by (A) j . For a dense matrix this algorithm requires roughly twice as much work as Cholesky factorization [11] . Although for a sparse matrix the cost can be significantly reduced, the method is still expensive because the resulting matrix Z tends to be dense. However, the sparsity can be preserved by reducing the amount of fill-in occurring in the computation of z-vectors. Reducing the amount of fill-in can be achieved by ignoring all fill-in outside selected positions in Z or by discarding fill-ins whose magnitude is less than a tolerance δ.
In [13] , the authors propose several strategies and special data structures to implement Algorithm 3 efficiently. We have used many aspects of their implementation and we have made some modifications in their data structures to be able to access entries in a matrix which is in compressed column storage (CCS) format. Since we do not know the sparsity pattern of the inverse upfront, we have only used the strategy in which we discarded fill-in occurring in the computation of z-vectors whose magnitude was less than δ = e −6 .
Experimental results [14] show that AINV is more effective and faster than the other approximate inverse methods. Therefore, we have adopted it for our implementation.
Network Simplex Method
We will show that the linear programs in our formulation can be efficiently solved with the help of a network simplex method. Using the notation given in the previous sections, we have the following linear program for each node: 
where f (i) : R n → R is the linear objective function of i. To simplify the notation, we augment the matrices U and M into the matrix T , and we augment the vectors i G and the zero-vector of size γ into the vector a:
here T is a matrix of size (μ + γ) × n, and a is a vector of size (μ + γ) × 1. With this notation the linear program (56) can be rewritten as:
The constraint matrix T consists of entries which are 1s, -1s or 0s. It resembles the node-arc incidence matrix (NAIM) of a network, in the sense that NAIM also has entries which are 1s, -1s or 0s. This is the key observation that allows us to formulate the optimization problem (57) as a network flow problem. In our optimization problem, the equality constraints define flow conservation constraints of the network flow problem, whereas local constraints define capacity constraints on the flow along the edges in the network. Furthermore, global constraints define side constraints on the sum of the flows along the edges. For a more detailed discussion of network flow problems, the reader is referred to [15] . Network flow problems can be efficiently solved with the help of the network simplex method. Empirical results have shown that the method is significantly faster than the standard simplex method, when applied to the same network problem [16] . Furthermore, it is shown in [17] that significant computational speed up can be achieved if closely related instances of network flow problems are solved sequentially. This observation is quite beneficial for our problem in the sense that the feasibility space of currents remains the same at each instance of the optimization problem. Thus, we have the same optimization problem for each node except different objective functions.
EXPERIMENTAL RESULTS
To test our method, we have implemented Algorithms 1, 2, and 3 in C++. We have set = e −5 to stop the main loop of Algorithm 1. To solve the required linear programs, Algorithms 1 and 2 use the network simplex method of the Mosek optimization package [18] . We have used the hot-start option of the Mosek network simplex solver for fast objective function switching. Several experiments were conducted on a set of test grids, which were generated from user specifications, which include grid dimensions, metal layers (M1-M9), pitch and width per layer, and C4 and current source distribution. Minimum spacing, and sheet and via resistances were specified according to a 65 nm technology. A global constraint is specified for each macroblock, and additional global constraints were specified covering the entirety of the grid area. The computations were carried on a 64-bit Linux machine with 8 GB memory. Table 1 shows the speed and the accuracy of our proposed solution technique for the computation of the vectors of lower and upper bounds on the worst-case voltage fluctuations. The results are compared with each other and the maximum absolute difference between the upper and the lower bound vector is reported in column 6, where the absolute error is defined as (v ub (∞) − v lb (∞)). The results show that our solution technique resulted in a maximum absolute error of 2.72mV across all nodes of all test grids. The number of time steps shown in column 3 and 5 reports the number of time steps for which the lower and upper bound algorithms converge. The runtime for each one of two methods is also shown in the table. Figure 6 shows a scatter plot with the lower bound on the worst-case voltage fluctuation on one axis and the absolute error on the other axis, for a 4285-node grid. The figure shows that the absolute error between the upper and the lower bound is very small, meaning that the proposed method is very accurate. For the same grid, Figure 7 shows a scatter plot with the lower bound on the worst-case voltage fluctuation on one axis and the relative error on the other axis, where the relative error is defined as (v ub (∞) − v lb (∞))/v lb (∞). The figure also shows the curve corresponding to 3mV absolute error where a point on the curve represents a node that has 3mV difference between its upper and lower bound. Note that the relative error can be high, but only for small values of voltage fluctuations, and the absolute error does not exceed 3mV .
Looking at the runtime results given in Table 1 , we notice that the computation of the lower and upper bound vectors of a 18,472-node grid takes around 4 hours. Such a grid is of course small compared to full-chip grids containing millions of nodes. However, the proposed method is applicable for early grid verification, where the size of the grids is normally not as large. The power of our approach is that it finds tight upper and lower bounds on the worst-case voltage fluctuations under all feasible current combinations. It is a unique approach that offers this type of guarantee.
CONCLUSION
Voltage fluctuations of the power delivery network is a key concern for modern chip design. In this paper, we presented an early grid verification technique that takes both power and ground grids into account. Our proposed solution approach formulates both upper and lower bounds on the worst-case voltage fluctuations of the P/G grid under the framework of current constraints. Experimental results show that the proposed method has errors in the range of a few mV .
Proof. Define the matrix W as:
Denoting the set of all eigenvalues of D by σ(D), we can write:
From the spectral mapping theorem [19] , we know that if k is an integer, we have the following relationship:
Thus, ρ(D p ) < 1. The series P ∞ q=0 X q for a square matrix X is known to converge [7] if and only if ρ(X) < 1, under which condition the series limit is (I − X) −1 . Substituting (I − D p ) −1 from (59) by P ∞ q=0 (D p ) q , we obtain:
Expanding the multiplication of the matrix series in (62) and using the fact that the series P ∞ k=0 D k converges to (I − D) −1 , we have: 
Left multiplying both sides of (65) with (I − D p ), we obtain:
leading to (58), which completes the proof.
